Pipelined Viterbi Decoder Using FPGA

نویسندگان

چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FPGA Implementation of Viterbi Decoder

Convolutional encoding with Viterbi decoding is a powerful method for forward error correction. It has been widely deployed in many wireless communication systems to improve the limited capacity of the communication channels. The Viterbi algorithm, which is the most extensively employed decoding algorithm for convolutional codes. In this paper, we present a field-programmable gate array impleme...

متن کامل

Design of a super-pipelined Viterbi decoder

This paper presents a novel super-pipelined VLSI architecture for Viterbi decoders. This architecture is capable of achieving high throughput in an area-efficient manner and hence it is an attractive architecture for implementing the Viterbi decoder where a large constraint length and high throughput rate are required. The throughput can be linearly increased by increasing the number of basic p...

متن کامل

FPGA Based Efficient Implementation of Viterbi Decoder

It is well known that data transmissions over wireless channels are affected by attenuation, distortion, interference and noise, which affect the receiver’s ability to receive correct information. Convolutional encoding with Viterbi decoding is a powerful method for forward error detection and correction. It has been widely deployed in many wireless communication systems to improve the limited ...

متن کامل

A Novel Methodology to Implement Viterbi Decoder Using FPGA

Bandwidth and power is the most important parameter in every communication system. So the maximum utilization of bandwidth and minimum useful usage of power is achieved with error detection and correction methods. In satellite &space communication channel capacity is degraded as a result of Additive White Gaussian Noise, which are mostly random. Convolutional encoder with Viterbi decoder is a r...

متن کامل

FPGA Implementation of Viterbi Decoder using Trace back Architecture

Error correction is an integral part of any communication system and for this purpose, the convolution codes are widely used as forward error correction codes. For decoding of convolution codes, at the receiver end Viterbi Decoder is being employed. The parameters of Viterbi algorithm can be changed to suit a specific application. The high speed and small area are two important design parameter...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Research Journal of Applied Sciences, Engineering and Technology

سال: 2013

ISSN: 2040-7459,2040-7467

DOI: 10.19026/rjaset.5.4874